- Size Shenzhen LIZE Electronic Technology Co., Ltd

SPECIFICATION

L24C128A

128Kbits(16384×8)




Features

- Compatible with all data transfer protocol
 - -1 MHz
 - 400 kHz
 - 100 kHz
- Memory array:
- 128 Kbit (16 Kbytes) of EEPROM
- Page size: 64 bytes
- Additional Write lockable page
- Single supply voltage and high speed:
 - 1 MHz (5V), 400 KHz (1.7V, 2.5V, 2.7V) Compatibility
- Write:
 - Byte Write within 5 ms
 - Page Write within 5 ms

Operating Ambient Temperature:

- from -40 $^{\circ}$ up to +85 $^{\circ}$ CC
- High-reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- Internally Organized:
- L24C128A, 16,384 X 8 (128K bits)
- Two-wire Serial Interface
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- Write Protect Pin for Hardware Data Protection
- Partial Page Writes Allowed
- Self-timed Write Cycle (5 ms max)
- 8-lead PDIP/SOP/TSSOP/UDFN packages

Pin Configuration



Description

The L24C128 provides 131,072 bits of serial electrically erasable and programmable read-only memory (EEPROM), organized as 16,384 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The L24C128 is available in space-saving 8-lead PDIP, 8-lead SOP, and 8-lead TSSOP packages and is accessed via a two-wire serial interface. In addition, the L24C128 is available in 1.7V (1.7V to 5.5V) version.




Pin Descriptions

Pin Name	n Name Type	
A0-A2	t.	Address Inputs
SDA	I/O&Open-drain	Serial Data
SCL	f.	Serial Clock Input
WP	I.	Write Protect
GND	P	Ground
Vcc	P	Power Supply

Table 1

Block Diagram



DEVICE/PAGE ADDRESSES (A2, A1 and A0): The A2, A1 and A0 pins are device address inputs that are hard wire for the L24C128. Eight 128K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section).

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open- collector devices.

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.



L24C128A 128K bits (16,384×8)

WRITE PROTECT (WP): The L24C128 has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Proection pin is connected to Vcc, the write protection feature is enabled and operates as shown in the following Table 2.

WP Pin Status	L24C128A
At VCC	Full(128K)Array
At GND	Normal Read/Write Operations

Table 2

Functional Description

1. Memory Organization

L24C128, 128K SERIAL EEPROM: Internally organized with 256 pages of 64 bytes each, the 128K requires a 14-bit data word address for random word addressing.

2. Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 1). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 2).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 2).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a "0" to acknowledge that it has received each word. This happens during the ninth clock cycle.

STANDBY MODE: The L24C128 features a low-power standby mode which is enabled: (a) upon power-up and (b) afer the receipt of the STOP bit and the completion of any internal operations.

MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

- 1. Clock up to 9 cycles.
- 2. Look for SDA high in each cycle while SCL is high.
- 3. Create a start condition.

Figure 1. Data Validity




Figure 2. Start and Stop Definition





Figure 3. Output Acknowledge



3. Device Addressing

The 128K EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation (see Figure 4)

The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices.

The 128K EEPROM uses A2, A1 and A0 device address bits to allow as much as eight devices on the same bus. These 3 bits must be compared to their corresonding hardwired input pins. The A2, A1 and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated

Shenzhen LIZE Electronic Technology CO., Ltd

Date:26.Sep.2016

Page: 5 of 15



if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the chip will return to a standby state.

DATA SECURITY: The L24C128 has a hardware data protection scheme that allows the user to write protect the entire memory when the WP pin is at VCC.

4. Write Operations

BYTE WRITE: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 5).

PAGE WRITE: The 128KEEPROM is capable of an 64-byte page writes, and 512K device is capable of an 128- byte page writes. A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 63 more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 6).

The data word address lower six bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 64data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.

5. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.



Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see Figure 7).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 8)

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 9).

Figure 4: Device Address




Figure 5: Byte Write




Figure 6: Page Write




Figure 7: Current Address Read






Figure 8: Random Read





Figure 9: Sequential Read







Electrical Characteristics

- Absolute Maximum Stress Ratings:
- DC Supply Voltage -0.3V to +6.5V
- Input / Output Voltage . . GND-0.3V to VCC+0.3V
- Storage Temperature -65 $^{\circ}$ C to +150 $^{\circ}$ C

Comments:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

Applicable over recommended operating range from: TA = -40 $^{\circ}$ C to +85 $^{\circ}$ C, VCC = +1.7V to +5.5V (unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Unit	Condition	
Supply Voltage	Vcc1	1.7		5.5	٧		
Supply Voltage	Vcc2	2.5	-	5.5	٧	v -	
Supply Voltage	Vccs	2.7		5.5	٧	.5	
Supply Voltage	Vcc4	4.5	ě	5.5	V		
Supply Current VCC=5.0V	lcc1	•	0.4	1.0	mA	READ at 400KHZ	
Supply Current VCC=5.0V	Icc2	2	2.0	3.0	mA	WRITE at 400KHZ	
Supply Current VCC=1.7V	Isa1	12	0.6	1.0	μA	Vin=Vcc or Vss	
Supply Current VCC=2.5V	Isa2	12	1.0	2.0	μА	Vin=Vcc or Vss	
Supply Current VCC=2.7V	Isas	9	1.0	2.0	μА	V _{IN} =V _{CC} or V _{SS}	
Supply Current VCC=5.0V	ISB4	14	2.0	5.0	μΑ	Vin=Vcc or Vss	
Input Leakage Current	IL1	¥	0.10	3.0	μA	V _{IN} =V _{CC} or V _{SS}	
Output Leakage Current	ILO	*	0.05	3.0	μА	Vout=Vcc or Vss	
Input Low Level	VIL1	-0.3	*	VCC×0.3	V	Vcc=1.8V to 5.5V	
Input High Level	ViHt	Vcc×0.7		VCC+0.3	٧	Vcc=1.8V to 5.5V	
Input Low Level	V _{IL2}	-0.3		VCC×0.2	V	Vcc=1.7V	
Input High Level	V _{IH2}	Vcc×0.7		VCC+0.3	V	Vcc=1.7V	
Output Low Level VCC=5.0V	Vol3	ā	,	0.4	٧	IoL=3.0mA	
Output Low Level VCC=3.0V	V _{OL2}	ā	ø	0.4	٧	IoL=2.1mA	
Output Low Level VCC=1.7V	Volt	:7		0.2	V	IoL=0.15mA	

Date:26.Sep.2016 Page: 9 of 15



L24C128A 128K bits (16,384×8)

Pin Capacitance

Applicable over recommended operating range from TA = 25° C, f = 1.0 MHz, VCC = +1.7V

Parameter	Symbol	Min	Тур	Max	Unit	Condition
Input/Output Capacitance(SDA)	Ci/a		-	8	pF	V _{1/0} =0V
Input Capacitance(A0,A1,A1,SCL)	Cin	-	*	6	pF	V _{IN} =0V

AC Electrical Characteristics

Applicable over recommended operating range from TA = -40 $^{\circ}$ C to +85 $^{\circ}$ C, VCC = +1.7V to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

Davameter	Cumbal	1.7V≤Vcc<2.5V			2.5V≤Vcc<5.5V			11-15
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Units
Clock Frequency,SCL	fscL	1001	- 12	400	(C)	2	1000	KHz
Clock Pulse Width Low	tLow	1.2	¥	2	0.6	22	ž.	μs
Clock Pulse Width High	thigh	0.6	12	2	0.4	3	E.	μѕ
Noise Suppression Time	tı	343	Ą.	50	323	Ç.	50	ns
Clock Low to Data Out Valid	taa	0.1	12	0.9	0.05	Na.	0.9	μs
Time the bus must be free before a new transmission can start	teur	1.2	g	2	0.5		2	μs
Start Hold Time	thd:sta	0.6	-	•	0.25	-	÷	μs
Start Setup Time	tsu:dat	0.6	-	÷	0.25	4	2	μѕ
Data In Hold Time	thd:dat	0	12	2	0	1	ů.	μs
Data In Setup Time	tsu:DAT	100	<u> </u>	2	100	8	25	ns
Input Rise Time(1)	tr	3.23	12	0.3		32	0.3	μs
Input Fall Time(1)	tr		(4	300	(#)	(1	300	μs
Stop Setup Time	tsu:sto	0.6	-	×	0.25	34		μs
Data Out Hold Time	tрн	50		*	50	æ	ъ	ns
Write Cycle Time	twr		3.3	5		3.3	5	ms
5.0V,25℃,Byte Mode(1)	Endurance	1M		*		-	×.	Write Cycl

Note:

- 1. This parameter is characterized and is not 100% tested.
- 2. AC measurement conditions:

RL (connects to VCC): 1.3 k (2.5V, 5V), 10 k (1.7V) Input pulse voltages: 0.3 VCC to 0.7 VCC Input rise and fall time: 50 ns

Input and output timing reference voltages: 0.5 VCC


The value of RL should be concerned according to the actual loading on the user's system.

Date:26.Sep.2016 Page: 10 of 15




Bus Timing

Figure 10: SCL: Serial Clock, SDA: Serial Data I/O



Write Cycle Timing

Figure 11: SCL: Serial Clock, SDA: Serial Data I/O



Note: 1. The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.


Shenzhen LIZE Electronic Technology CO., Ltd

Date:26.Sep.2016 Page: 11 of 15



Package Information

PDIP Outline Dimensions




Note:

- 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information
- 2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
- 3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
- 4. E and eA measured with the leads constrained to be perpendicular to datum.
- 5. Pointed or rounded lead tips are preferred to ease insertion.
- 6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).

Date:26.Sep.2016 Page: 12 of 15






Note: 1. These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.

Date:26.Sep.2016 Page: 13 of 15



TSSOP




Note:

- 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc.
- 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per side.
- 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm (0.010 in) per side.
- 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius
- of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm.
- 5. Dimension D and E1 to be determined at Datum Plane H.

Date:26.Sep.2016 Page: 14 of 15



UDFN



Ordering Information

Code	Description
i i	Package type
	PA: SOP-8L
	SF: TSSOP-8L
	DA: PDIP-8L
1	NO:UDFN-8L
	TC:SOT23-5L
	RR:TSOT23-5L
	MA: M2.2
	MB: M3.2
	Packing type
2	R:Tape and Reel
	T: Tube
	Feature
3	S: Standard(default, Pb Free RoHS Std.)

Date:26.Sep.2016 Page: 15 of 15